 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: * The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications * The IC06 74HC/HCT/HCU/HCMOS Logic Package Information * The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines 74HC/HCT4543 BCD to 7-segment latch/decoder/driver for LCDs Product specification File under Integrated Circuits, IC06 December 1990 Philips Semiconductors Product specification BCD to 7-segment latch/decoder/driver for LCDs FEATURES * Latch storage of BCD inputs * Blanking inputs * Output capability: non-standard * ICC category: MSI GENERAL DESCRIPTION The 74HC/HCT4543 are high-speed Si-gate CMOS devices and are pin compatible with "4543" of the "4000B" series. They are specified in compliance with JEDEC standard no. 7A. The 74HC/HCT4543 are BCD to 7-segment latch/decoder/drivers for liquid crystal displays. They have QUICK REFERENCE DATA GND = 0 V; Tamb = 25 C; tr = tf = 6 ns 74HC/HCT4543 four address inputs (D0 to D3), an active HIGH latch disable input (LD), an active HIGH blanking input (BI), an active HIGH phase input (PH) and seven buffered segment outputs (Qa to Qg). The "4543" provides the function of a 4-bit storage latch and an 8-4-2-1 BCD to 7-segment decoder driver. The "4543" can invert the logic levels of the output combination. The phase (PH), blanking (BI) and latch disable (LD) inputs are used to reverse the function table phase, blank the display and store a BCD code, respectively. For liquid crystal displays a square-wave is applied to PH and the electrical common back-plane of the display. The outputs of the "4543" are directly connected to the segments of the liquid crystal. TYPICAL SYMBOL tPHL/ tPLH PARAMETER propagation delay Dn to Qn LD to Qn BI to Qn CI CPD Notes 1. CPD is used to determine the dynamic power dissipation (PD in W): PD = CPD x VCC2 x fi + (CL x VCC2 x fo) where: fi = input frequency in MHz fo = output frequency in MHz (CL x VCC2 x fo) = sum of outputs CL = output load capacitance in pF VCC = supply voltage in V 2. For HC the condition is VI = GND to VCC For HCT the condition is VI = GND to VCC -1.5 V ORDERING INFORMATION See "74HC/HCT/HCU/HCMOS Logic Package Information". input capacitance power dissipation capacitance per package notes 1 and 2 CONDITIONS HC CL = 15 pF; VCC = 5 V 29 32 20 3.5 42 33 31 28 3.5 42 ns ns ns pF pF HCT UNIT December 1990 2 Philips Semiconductors Product specification BCD to 7-segment latch/decoder/driver for LCDs PIN DESCRIPTION PIN NO. 1 5, 3, 2, 4 6 7 8 9, 10, 11, 12, 13, 15, 14 16 SYMBOL LD D0 to D3 PH BI GND Qa to Qg VCC NAME AND FUNCTION latch disable input (active HIGH) address (data) inputs phase input (active HIGH) blanking input (active HIGH) ground (0 V) segment outputs positive supply voltage 74HC/HCT4543 Fig.1 Pin configuration. Fig.2 Logic symbol. Fig.3 IEC logic symbol. December 1990 3 Philips Semiconductors Product specification BCD to 7-segment latch/decoder/driver for LCDs 74HC/HCT4543 APPLICATIONS * Driving LCD displays * Driving fluorescent displays * Driving incandescent displays * Driving gas discharge displays Fig.4 Functional diagram. Fig.5 Segment designation. FUNCTION TABLE INPUTS LD X H H H H H H H H H H H H H H H H L as above Notes 1. For liquid crystal displays, apply a square-wave to PH. 2. Depends upon the BCD-code previously applied when LD = HIGH. H = HIGH voltage level L = LOW voltage level X = don't care L L L L L L L L L L L L L L L L L BI H PH(1) L L L L L L L L L L L L L L L L L L H L L L L L L L L H H H H H H H H X D3 X L L L L H H H H L L L L H H H H X D2 X D1 X L L H H L L H H L L H H L L H H X D0 X L H L H L H L H L H L H L H L H X L H L H H L H H H H H L L L L L L Qa L H H H H H L L H H H L L L L L L Qb L H H L H H H H H H H L L L L L L Qc OUTPUTS Qd L H L H H L H H L H H L L L L L L (1) DISPLAY Qe Qf L H L L L H H H L H H L L L L L L L L L H H H H H L H H L L L L L L Qg blank 0 1 2 3 4 5 6 7 8 9 blank blank blank blank blank blank (1) L H L H L L L H L H L L L L L L L as above inverse of above as above December 1990 4 Philips Semiconductors Product specification BCD to 7-segment latch/decoder/driver for LCDs 74HC/HCT4543 Fig.6 Logic diagram. Fig.7 Display. RATINGS Limiting values in accordance with the Absolute Maximum System (IEC 134). For RATINGS see "74HC/HCT/HCU/HCMOS Logic Family Specifications", standard outputs. December 1990 5 Philips Semiconductors Product specification BCD to 7-segment latch/decoder/driver for LCDs DC CHARACTERISTICS FOR 74HC Output capability: non-standard ICC category: MSI Voltages are referenced to GND (ground = 0 V) Tamb (C) 74HC SYMBOL PARAMETER +25 min. typ. VIH HIGH level input voltage LOW level input voltage HIGH level output voltage HIGH level output voltage LOW level output voltage LOW level output voltage input leakage current quiescent supply current 1.9 4.4 5.9 1.5 1.2 3.15 2.4 4.2 3.1 0.7 1.8 2.8 2.0 4.5 6.0 0.5 1.35 1.8 1.9 4.4 5.9 3.84 5.34 0.1 0.1 0.1 0.1 0.1 0.1 0.33 0.33 1.0 -40 to +85 max. min. 1.5 3.15 4.2 0.5 1.35 1.8 1.9 4.4 5.9 3.7 5.2 0.1 0.1 0.1 0.4 0.4 1.0 max. -40 to +125 min. max. 1.5 3.15 4.2 0.5 1.35 1.8 V 2.0 4.5 6.0 2.0 4.5 6.0 2.0 4.5 6.0 4.5 6.0 2.0 4.5 6.0 4.5 6.0 6.0 UNIT 74HC/HCT4543 TEST CONDITIONS VCC (V) VI OTHER VIL V VOH V VIH or VIL VIH or VIL VIH or VIL VIH or VIL VCC or GND -IO = 20 A -IO = 20 A -IO = 20 A -IO = 1.0 mA -IO = 1.3 mA IO = 20 A IO = 20 A IO = 20 A IO = 1.0 mA IO = 1.3 mA VOH 3.98 0.15 5.48 0.16 0 0 0 V VOL V VOL 0.15 0.26 0.16 0.26 0.1 V II A ICC 8.0 80.0 160.0 A 6.0 VCC IO = 0 or GND December 1990 6 Philips Semiconductors Product specification BCD to 7-segment latch/decoder/driver for LCDs AC CHARACTERISTICS FOR 74HC GND = 0 V; tr = tf = 6 ns; CL = 50 pF Tamb (C) 74HC SYMBOL PARAMETER +25 -40 to +85 -40 to +125 74HC/HCT4543 TEST CONDITIONS UNIT V CC (V) ns 2.0 4.5 6.0 2.0 4.5 6.0 2.0 4.5 6.0 2.0 4.5 6.0 2.0 4.5 6.0 2.0 4.5 6.0 2.0 4.5 6.0 2.0 4.5 6.0 Figs 12, 13 and 14 OTHER min. typ. max. min. max. min. max. tPHL/ tPLH propagation delay Dn to Qn propagation delay LD to Qn propagation delay BI to Qn propagation delay PH to Qn output transition time 91 33 26 102 37 30 66 24 19 55 20 16 63 23 18 35 7 6 60 12 10 30 6 5 11 4 3 8 3 2 3 1 1 340 68 58 370 74 63 265 53 45 200 40 34 250 50 43 45 9 8 75 15 13 40 8 7 425 85 72 465 93 79 330 66 56 250 50 43 315 63 54 55 11 9 90 18 15 45 9 8 510 102 87 555 111 94 400 80 68 300 60 51 375 75 64 Fig.12 tPHL/ tPLH ns Fig.13 tPHL/ tPLH ns Fig.14 tPHL/ tPLH ns tTHL/ tTLH ns tW LD pulse width HIGH or LOW set-up time Dn to LD hold time Dn to LD ns Fig.13 tsu ns Fig.15 th ns Fig.15 December 1990 7 Philips Semiconductors Product specification BCD to 7-segment latch/decoder/driver for LCDs DC CHARACTERISTICS FOR 74HCT Output capability: non-standard ICC category: MSI Voltages are referenced to GND (ground = 0 V) Tamb (C) 74HCT SYMBOL PARAMETER min. VIH HIGH level input voltage LOW level input voltage HIGH level output voltage HIGH level output voltage LOW level output voltage LOW level output voltage input leakage current quiescent supply current additional quiescent supply current per input pin for unit load coefficient is 1 (note 1) 100 4.4 2.0 +25 typ. 1.6 -40 to +85 -40 to +125 74HC/HCT4543 TEST CONDITIONS UNIT V CC (V) V 4.5 to 5.5 4.5 to 5.5 4.5 VIH or VIL VIH or VIL VIH or VIL VIH or VIL VCC or GND VCC or GND IO = 0 -IO = 20 A VI OTHER max. min. max. min. max. 2.0 2.0 VIL 1.2 0.8 0.8 0.8 V VOH 4.5 4.4 4.4 V VOH 3.98 4.32 3.84 3.7 V 4.5 -IO = 1.0 mA VOL 0 0.1 0.1 0.1 V 4.5 IO = 20 A VOL 0.15 0.26 0.33 0.4 V 4.5 IO = 1.0 mA II 0.1 1.0 1.0 A 5.5 ICC 8.0 80.0 160.0 A 5.5 ICC 360 450 490 A 4.5 to 5.5 VCC other inputs -2.1V at VCC or GND; IO = 0 December 1990 8 Philips Semiconductors Product specification BCD to 7-segment latch/decoder/driver for LCDs 74HC/HCT4543 Note to HCT types The value of additional quiescent supply current (ICC) for a unit load of 1 is given here. To determine ICC per input, multiply this value by the unit load coefficient shown in the table below. INPUT D0, D1, D2 D3 BI LD PH UNIT LOAD COEFFICIENT 1.00 0.50 0.50 1.50 1.25 AC CHARACTERISTICS FOR 74HCT GND = 0 V; tr = tf = 6 ns; CL = 50 pF Tamb (C) 74HCT SYMBOL PARAMETER +25 -40 to +85 -40 to +125 UNIT V CC (V) ns ns ns ns ns ns ns ns 4.5 4.5 4.5 4.5 4.5 4.5 4.5 4.5 Figs 12, 13 and 14 Fig.13 Fig.15 Fig.15 OTHER TEST CONDITIONS min. typ. max. min. max. min. max. tPHL/ tPLH tPHL/ tPLH tPHL/ tPLH tPHL/ tPLH tTHL/ tTLH tW tsu th propagation delay Dn to Qn propagation delay LD to Qn propagation delay BI to Qn propagation delay PH to Qn output transition time LD pulse width HIGH or LOW set-up time Dn to LD hold time Dn to LD 10 12 8 38 36 32 24 23 4 4 2 80 68 66 66 50 13 15 10 100 85 83 83 63 15 18 12 120 102 99 99 75 Fig.12 Fig.13 Fig.14 December 1990 9 Philips Semiconductors Product specification BCD to 7-segment latch/decoder/driver for LCDs APPLICATION DIAGRAMS 74HC/HCT4543 Fig.8 Connection to liquid crystal (LCD) display readout. Fig.9 Connection to incandescent display readout. Fig.10 Connection to gas discharge display readout. Fig.11 Connection to fluorescent display readout. December 1990 10 Philips Semiconductors Product specification BCD to 7-segment latch/decoder/driver for LCDs AC WAVEFORMS 74HC/HCT4543 (1) HC : VM = 50%; VI = GND to VCC. HCT: VM = 1.3 V; VI = GND to 3 V. (1) HC : VM = 50%; VI = GND to VCC. HCT: VM = 1.3 V; VI = GND to 3 V. Fig.12 Waveforms showing the address input (Dn) to output (Qn) propagation delays and the output transition times. Fig.13 Waveforms showing the latch disable input (LD) to output (Qn) propagation delays and the output transition times. The shaded areas indicate when the input is permitted to change for predictable output performance. (1) HC : VM = 50%; VI = GND to VCC. HCT: VM = 1.3 V; VI = GND to 3 V. (1) HC : VM = 50%; VI = GND to VCC. HCT: VM = 1.3 V; VI = GND to 3 V. Fig.15 Waveforms showing the address (Dn) to latch disable (LD) input set-up and hold times. Fig.14 Waveforms showing the blanking (BI) to output (Qn) propagation delays and the output transition times. PACKAGE OUTLINES See "74HC/HCT/HCU/HCMOS Logic Package Outlines". December 1990 11 This datasheet has been download from: www..com Datasheets for electronics components. |
Price & Availability of 74HCT4543
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |